Chip Directory
Mirror sites
Mailing list
Have this site translated
 Datasheet Archive
 Embedded Systems
Host site

AT Interface

40-pin Cable
AT interface signal pin assignments
Pin Name Description
01 /Host Reset (From Host, Active Low) Reset signal from the host.
02 Ground - - - -
03-18 - - - Host data 0-15 to/from host. 16-bit tris-state, bidirectional data bus between host and drive. The lower 8-bits of host data (0-7) are used for register and ECC access. All 16-bits are used for data transfers.
19 Ground - - - -
20 Key An unused pin, which is clipped off at the drive to prevent incorrect cable attachment.
21 Reserved - - - -
22 Ground - - - -
23 /HIOW (From Host, Active Low) Host I/O write strobe. Edge clocks data from the host data bus to I/O register.
24 Ground - - - -
25 /HIOR (From Host, Active Low) Host I/O read strobe. Trailing edge clocks data from host data bus to I/O register.
26 Ground - - - -
27 Reserved - - - -
28 Host ALE (this has been changed) (From Host,Active High) Host address latch enable. Used to qualify host address lines. Host addresses are latched on the trailing edge of Host ALE. The drive does not use this signal.
29 Reserved - - - -
30 Ground - - - -
31 IRQ14 (To Host, Tristate, Active High) Interrupt request from drive to host. The host may enable/disable the interrupt by clearing/ setting the /IEN bit of the Digital Output register of the task file. The signal is in a high impedance state when the drive is not selected or when the /IEN bit of the Digital Output register is set. The signal is cleared when host performs a status read from drive.
32 /Host I/016 (To Host, Tristate, Active Low) When active it indicates to host that the 16-bit Data register is addressed and the drive is ready to send/receive a 16-bit word.
33 Host Addr1 (From Host, Active High) Host I/O address line 1.
34 /Pdiag (Active Low) Passed diagnostics. Used by Slave to signal to Master drive that Slave has passed its internal diagnostics. See note 3.
35 Host Addr0 (From Host, Active Low) Host I/O address line 0.
36 Host Addr2 (From Host, Active High) Host I/O address line 2.
37 /Host CS0 (From Host, Active Low) Host I/O chip select decoded from host address lines. When active, one of the registers in the range 01F0HEX through 01F7HEX is selected.
38 /Host CSI (From Host, Active Low) Host I/O chip select decoded from host address lines. When active, one of the registers in the range 03F0HEX through 0347HEX* is selected.
39 /Host SLV/ACT (To Host, Active Low) Dual* purpose pin. When drive is Slave (SLV), this pin is used during a Diagnostic command to signal to the Master that a Slave is present. Drive Activity to host: It is active when the drive is executing a command. May be used by host drive an activity LED.
40 Ground - - - -

Notes:

  1. Signal beginning with (/) is active low.
  2. Reserved and Ground pins do not have directions.
  3. /PDIAG and Host/SLV are used for communication between Master and Slave.

Ad for PCI video capturing boards by Dektec.
Goto: Main Mirror About Author
Register: Yourself Company
Feedback: Correction Addition Question
Request quote: Chips (Deutsch) Chips (English) Chips (Nederlands)

Advertisement by Adprov

Viewable with any browser


page modified: 19990314
page compiled: 20080325
site compiled:  Version GIF